View AT71200M_2806316.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 features ? full-field image sensor 3500 x 2300 pixels ? pixel 10 m x 10 m photo-mos ? image zone: 35 mm x 23 mm ? additional full-frame operating mode: 2627 x 2300 pixels of 10 m x 10 m (3 zones) ? frame readout through one, two or four outputs ? built-in region of interest (roi) selection ? data rates up to 4 x 25 mhz (compatibility with 10 frames/seconds) ? high dynamic range (up to 3000), at room temperature and at 25 mhz frequency ? very low dark current (mpp mode) ? bayer standard color mosaic ? flexibility and performance make device suitable for digital photography, graphic arts, medical and industrial applications description atmel?s AT71200M is a progressive scan sensor based on charge-coupled device (ccd) technology. it can be used in a wide range of applications thanks to operating mode flexibility, very high definition and high dynamic range. the nominal photosensitive area is made up of 2300 x 3500 useful pixels and is split into four independent zones that are driven separately by four independant four-phase clocksets. thus the sensor can be used in up to 12 main modes. the large format and high definition make the device suitable for any application requiring precision and accuracy. the bayer standard rgb color mosaic has been specially designed for colorimetric applications and the three colors balanced for a 3800k standard illuminant. two serial registers and four independent output amplifiers offer a high-frequency functionality of up to 10 frames per second and a 12-bit dynamic range. 8m-pixel color image sensor AT71200M rev. 2133a?image?02/03
2 AT71200M 2133a?image?02/03 pinout figure 1. AT71200M pinout ? top view 19 18 17 16 15 14 6 5 4 3 2 1 register a zone a zone b zone c zone d register b vos3 vos4 vos1 vos2 p n m l k j h g f e d c b a vdd1 vs1 vgs1 s1 lb4 lb1 vss vss lb5 lb8 s2 vgs2 vs2 vdd2 vos1 vdr1 vgl1 r1 lb3 lb2 vss lb7 lb6 r2 vgl2 vdr2 vos2 vss vss vss vss vss1 vss vss vss vss vss vss vss vdeb vfcb tb fcb pd2 pd3 pc3 pc2 pc4 pc1 pd1 pd4 pb1 pb2 pa2 pa1 pb4 pb3 pa3 pa4 vdd3 vs3 vgs3 s3 la8 la5 la1 la4 s4 vdd4 vs4 vgs4 vos3 vdr3 vgl3 r3 la6 la7 r4 la3 la2 vos4 vdr4 vgl4 vdea fca ta vss1 vfca
3 AT71200M 2133a?image?02/03 table 1. AT71200M pinout signal name pin number function lb[1:8] f1, f2, g2, e1, j1, j2, h2, k1 b readout register clocks la[1:8] j19, j18, h18, k19, f19, f18, g18, e19 a readout register clocks s[1:4] d1, l1, d19, l19 summing clocks of the outputs 1, 2, 3 and 4 vgl[1:4] c2, m2, c18, m18 readout gate bias of the outputs 1, 2, 3 and 4 vgs[1:4] c1, m1, c19, m19 output gate bias of the outputs 1, 2, 3 and 4 vos[1:4] a2, p2, a18, p18 output video signals 1, 2, 3 and 4 vdd[1:4] a1, p1, a19, p19 output amplifier drain supplies of the outputs 1, 2, 3 and 4 vs[1:4] b1, n1, b19, n19 output amplifier source biases of the outputs 1, 2, 3 and 4 r[1:4] d2, l2, d18, l18 reset clocks of the outputs 1, 2, 3 and 4 vdr[1:4] b2, n2, b18, n18 reset bias of the outputs 1, 2, 3 and 4 pa[1:4] p14, n14, n15, p15 a image zone clocks pb[1:4] a14, b14, b15, a15 b image zone clocks pc[1:4] p6, p5, n5, n6 c image zone clocks pd[1:4] a6, a5, b5, b6 d image zone clocks ta, tb b16, n4 transfer gates from the image zone to the readout registers a and b respectively vdea, vdeb a17, p3 shield drains vfca, vfcb p16, a4 region of interest drains fca, fcb a16, p4 region of interest clocks vss a3, b3, b4, e2, g1, h1, k2, m3, b17, e18, g19, h19, k18, n16, n17, p17 substrate bias
4 AT71200M 2133a?image?02/03 block diagram figure 2. AT71200M block diagram ? top view uni- or bi-directional readout register a 873 lines - zone a 877 lines - zone b full-field image sensor 3500 x 2300 active pixels 877 lines - zone c 873 lines - zone d uni- or bi-directional readout register b lai (i = 1 to 8) 2-phase horizontal clocks 12 pre-scan elements v os3 12 4 dummy lines (photosensitive) 16 dark references (100% black) 8 insulating columns (photosensitive) 4 dummy lines (photosensitive) v os1 12 first useful pixel on v os1 output (blue) pai (i = 1 to 4) vertical clocks pci (i = 1 to 4) vertical clocks pbi (i = 1 to 4) vertical clocks pdi (i = 1 to 4) vertical clocks lbi (i = 1 to 8) 2-phase horizontal clocks fast clear structure ( fcb , v fcb ) 16 dark references (100% black) 12 12 v os2 v os4 fast clear structure ( fca , v fca ) r g g b r g g b r g g b r g g b 8 insulating columns (photosensitive)
5 AT71200M 2133a?image?02/03 architectural overview general parameters note: 1. the design allows the full frame to be read through one, two or four outputs. vertical characteristics ? top to bottom AT71200M is made up of four zones, a, b, c and d. the configuration of each zone is shown in table 3. horizontal characteristics table 4 gives information on the characteristics seen by one output (v os1 , v os2 , v os3 or v os4 ) in different readout modes. table 2. general parameters parameters value pixel size 10 m x 10 m number of useful pixels on one line 2300 number of useful lines 3500 number of readout register 2 number of outputs 4 (1) mpp technology yes region of interest structures on readout registers yes built-in antiblooming no pixel mode 4 phase readout register mode 2 phase table 3. vertical characteristics zone configuration a 4 dummy photosensitive lines 873 active lines, 100% photosensitive b 877 active lines, 100% photosensitive c 877 active lines, 100% photosensitive d 873 active lines, 100% photosensitive 4 dummy photosensitive lines table 4. horizontal characteristics characteristic readout mode one output two outputs on same register pre-scan elements 12 12 dark references 16 16 insulating elements 8 8 useful pixels 2300 1150
6 AT71200M 2133a?image?02/03 color mosaic architecture the color mosaic architecture corresponds to the bayer standard represented by the fol- lowing grid: output amplifiers the charge packets are clocked to the out put nodes and the charges are converted to voltages. the potential at the output node is read through two stage source follower amplifiers. refer to figure 3. figure 3. on-chip output amplifier structure grgr bgbg grgr bgbg output node vdd vs
7 AT71200M 2133a?image?02/03 note: 1. if not specified, all voltages are applied with respect to the substrate vss. absolute maximum ratings* storage temperature range ......................... -55c to +150c operating temperature range........................ -40c to +85c thermal cycling..........................................................15c/mn *notice: stresses above those listed under absolute maximum ratings may cause permanent device failure. functionality at or above these limits is not implied. exposure to absolute maximum ratings for extended periods may affect device reliabil- ity. electrical limits of applied signals are given in table 5. shorting the video output to v ss or v dd , even temporarily, can permanently damage the output amplifier. due to mpp mode or negative voltages, image zone gates and region of interest gates do not include esd protection. to avoid degradation, the devices (including pins and package) should be handled with a grounded bracelet and stored on conductive layer used for shipment. table 5. maximum applied voltages (1) signal name parameter min max unit la[1:8] readout a register clocks -0.3 +15 v lb[1:8] readout b register clocks -0.3 +15 v s[1:4] summing gate -0.3 +15 v vgl[1:4] readout gate -0.3 +15 v vgs[1:4] output gate -0.3 +15 v vos[1:4] output video signal -0.3 +15 v vdd[1:4] amplifier drain supply -0.3 +15 v vs[1:4] source bias -0.3 +15 v r[1:4] reset gate -0.3 +15 v vdr[1:4] reset bias -0.3 +15 v pa[1:4] image zone a clocks -15 and pa[other] - 20 +15 and pa[other] + 20 v pb[1:4] image zone b clocks -15 and pb[other] - 20 +15 and pb[other] + 20 v pc[1:4] image zone c clocks -15 and pc[other] - 20 +15 and pc[1:4] + 20 v pd[1:4] image zone d clocks -15 and pd[other] - 20 +15 and pd[other] + 20 v ta transfer gates zone a la - 15 and pa[4] - 15 +15 and pa[4] + 15 v tb transfer gates zone b lb - 15 and pd[4 ] - 15 +15 and pd[4] + 15 v vdea, vdeb shield drains -0.3 +15 v vfca, vfcb region of interest drains -0.3 +15 v fca region of interest gates zone a la[1:8] - 15 +15 v fcb region of interest gates zone b lb[1:8] - 15 +15 v vss substrate bias 0v
8 AT71200M 2133a?image?02/03 note: 1. if corresponds to inactive output, may be stated to [3v, 7v] in order to reduce power consumption. dc characteristics symbol parameter minimum typical maximum unit typical currents v s (1) source bias 0 0 1 v < 12 ma v dd (1) amplifier drain supply 14.5 15 15.5 v < 12 ma v ss substrate bias 0 0 v ? v gs output gate 7 7.5 8 v < 1 a v dr reset diode 13.5 14 14.5 v < 5 a v gl readout gate 3 3.5 4 v < 1 a v de shield drain 3 5 6 v < 1 a v fc regions of interest drains 12.5 13 13.5 v < 5 a
9 AT71200M 2133a?image?02/03 notes: 1. i = a, b, c or d 2. j = 1, 2, 3 or 4 3. m = a or b 4. n = 1, 2, 3, 4, 5, 6, 7 or 8 drive clock characteristics symbol parameter state minimum typical maximum unit remarks pij (1)(2) image zone clocks low -10 -9 -8 v for each a, b, c and d zone, the typical capacitances to drive are c pij approx. 12 nf high +2.5 +3 +3.5 v lmn (3)(4) readout register clocks low 0 0 +0.5 v after the eight clocks have been grouped together to form the two clocks l1 and l2 , the typical capacitances to drive for each register a or b are c l1 approx. 310 pf and c l2 approx. 310 pf high +7.5 +8 +9 v sj (2) summing gates low 0 0 +0.5 v for each sj , the typical capacitance to drive is c sj approx. 40 pf high +7.5 +8 +9 v rj (2) reset gates low +1 +2 +3 v for each rj , the typical capacitance to drive is c rj approx. 40 pf high +8 +9 +10 v tm (3) transfer gates low -6 -5 -4 v for each tm , the typical capacitance to drive is c tm approx. 150 pf high +2.5 +3 +3.5 v fcm (3) region of interest gates fc inactive -3.5 -2.5 -2 v for each fcm , the typical capacitance to drive is c fcm approx. 50 pf low 0 0 +0.5 v high +3.5 +4 +4.5 v
10 AT71200M 2133a?image?02/03 operating modes for the required readout mode, the vertical and horizontal clocks must be tied together externally as shown in figure 4. figure 4. operating modes note: symbols a, b, c and d correspond to the clocks described in the full-frame mode timing diagrams. abbreviations nbv and nbh correspond respectively to the vertical and horizontal number of transfers. the unused horizontal clocks ( l, r, s) must be stated to higher level of l. pa1= pb1= pc1= pd1= a pa2= pb2= pc2= pd2= b pa3= pb3= pc3= pd3= c pa4= pb4= pc4= pd4= d pa1= pb1= pc1= pd1= a pa2= pb2= pc2= pd2= b pa3= pb3= pc3= pd3= c pa4= pb4= pc4= pd4= b pa1= pb1= pc1= pd1= a pa2= pb2= pc2= pd2= b pa3= pb3= pc3= pd3= c pa4= pb4= pc4= pd4= d pa1= pb1= pc1= pd1= a pa2= pb2= pc2= pd2= b pa3= pb3= pc3= pd3= c pa4= pb4= pc4= pd4= d 34343 4 mode1 mode4 mode7 mode10 1 21 21 21 2 343 43 43 4 mode2 mode5 mode8 mode11 121 21 21 2 3 43 43 43 4 mode3 mode6 mode9 mode12 121 21 21 2 vertical transfer 3508 transfers min nbv = 3508 3508 transfers min nbv = 3508 2631 transfers min nbv = 2631 1754 transfers min nbv = 1754 1-2-3 modes 4-5-6 modes 7-8-9 modes 10-11-12 modes ta = low level tb = a ta = a tb = low level ta = a tb = a ta = a tb = a 3 inactive inactive inactive 4 inactive inactive inactive 2336 pixels periods nbh = 2336 2336 pixels periods nbh = 2336 1186 pixels periods nbh = 1186 horizontal transfer la1= la3= la5= la8= l1 la2= la4= la6= la7= l2 lb1= lb4= lb5= lb7= l1 lb2= lb3= lb6= lb8= l2 lb1= lb3= lb5= lb8= l1 lb2= lb4= lb6= lb7= l2 la1= la4= la5= la7= l1 la2= la3= la6= la8= l2 lb1= lb4= lb5= lb8= l1 lb2= lb3= lb6= lb7= l2 la1= la4= la5= la8= l1 la2= la3= la6= la7= l2 6-9-12 modes 2-8-11 modes 5-8-11 modes 1-7-10 modes 4-7-10 modes 3-9-12 modes
11 AT71200M 2133a?image?02/03 timing diagrams figure 5. full-frame mode timing diagram note: a, b, c, d, l1 and l2 (command phases) and nbv and nbh (number of vertical transfers and number of horizontal transfers respectively) are defined in figure 4. a c b l1 r l2 d ... ... ... ... ... ... ... ... nbv pulses cleaning integration time readout time 1234 nbv see expanded view in fig. 6 nbh pulses cleaning
12 AT71200M 2133a?image?02/03 figure 6. line timing diagram figure 7. region of interest operating mode note: typical values of t a , t b , t c , t a 150 ns, t b 150 ns, t c 150 ns 9 t 0 t 0 t 0 t 0 11 t 0 a b c d l1 l2 r first prescan t a t b fast clear startup 1 line clearance fast clear stop pij fci li1 li2 first following line is a dummy lin e t a
13 AT71200M 2133a?image?02/03 frame rate characteristics note: table 7 gives typical values for full-frame mode where: ? horizontal pixel frequency = 25 mhz ? vertical transfer time t v = 11 x t 0 = 10 s (delay times before and after line transfer t 1 = t 2 = t 0 ) ? integration time = 0s: note: 1. for each output. table 6. typical tr and tf (time rise, time fall) for phases phase time p1 500 ns p2 500 ns p3 500 ns p4 500 ns fc 50 ns v fc 50 ns l1 10 ns l2 10 ns s 10 ns r 4 ns table 7. frame rate characteristics one output (modes 1, 2, 3, 4) two outputs (modes 13, 14) four outputs (mode 15) without binning typical 2.8 fps typical 5.1 fps typical 10.2 fps table 8. electrical and miscellaneous characteristics symbol parameters minimum typical maximum unit v ref dc output level 10 v z out output impedance 230 ohms i dd (1) output amplifier supply current 10 15 ma c vf charge-to-voltage conversion factor 7.3 7.6 8.0 v/e- t v vertical transfer time 5 10 s fh maximum readout pixel frequency 25 ? ? mhz
14 AT71200M 2133a?image?02/03 electrooptical data notes: 1. general measurement conditions: t c = 25 c (chip temperature) vertical transfer time tv = 10 ms readout pixel frequency f h = 5 mhz readout through 4 outputs and standard mode 9 (see figure 4) 3200k halogen lamp with 2 mm bg38 filter at f/11 aperture 2. blue, green, red channels the responsivity are well balanced for 3800k source 3. integration time ti = 10s in darkness 4. green 5. output voltage > 10% vsat table 9. performance data (1) symbol parameters minimum typical maximum unit v sat pixel saturation output voltage 500 600 700 mv r-blue (2) responsivity blue 0.45 0.60 v/(j/cm 2 ) r-green (2) responsivity green 0.45 0.60 v/(j/cm 2 ) r-red (2) responsivity red 0.70 0.92 v/(j/cm 2 ) r-blue (2) responsivity blue 0.19 v/(lux.s) r-green (2) responsivity green 0.19 v/(lux.s) r-red (2) responsivity red 0.25 v/(lux.s) prnu photo response non uniformity, 16% vos dsi1 image zone mpp mode 0.3 mv/s dsi2 image zone non-mpp mode 60 mv/s dsr readout register (non-mpp mode) 150 mv/s vds (3) average dark signal 7 20 mv dsnu (3) dark signal non-uniformity, 3.5 5.5 mv v n temporal rms noise in darkness at bw = 150 mhz 270 v dr dynamic range 67 db linearity 1% mtf (4) modulated transfer function 86 % vcte (5) vertical charge transfer efficiency (per stage) 0.99995 0.999998 ? hcte (5) horizontal charge transfer efficiency (per stage) 0.99995 0.999998 ?
15 AT71200M 2133a?image?02/03 figure 8. typical spectral response with bg38 infrared filter (2 mm thickness), light source powered between 400 and 700 nm 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 350 400 450 500 550 600 650 700 750 nm v/j/cm2
16 AT71200M 2133a?image?02/03 image grade table 10 gives results of image grade testing. notes: 1. testing has been carried out under the following conditions: operating temperature: 25c (unless otherwise specified) illumination conditions: 3200k halogen lamp with bg38 infrared filter and f/11 aperture integration time = 10s in darkness test under illumination at 50% of saturation level standard mode, t v = 10 s, fh = 5 mhz 2. d min: minimum number of pixels separating defects in any direction. all occurences are non-contiguous. definitions defect sizes defects in darkness defects under illumination table 10. image grade (1) blemishes cluster 1 cluster 2 column grade total d min (2) total d min (2) total d min (2) total d min (2) e 500 3 30 50 6100 4150 h 300 3 10 50 0 0 type description blemish 1 x 1 defect cluster blemish grouping of not more than a given number of adjacent defects: 1 x 1 < cluster 1 size 2 x 2 2 x 2 < cluster 2 size 5 x 5 column one-pixel-wide column with more than seven contiguous defective pixels type description blemish/cluster pixel signal deviation of more than 200 mv from the average output signal column column signal deviation of more than 20 mv from the average output signal type description blemish/cluster pixel deviation of more than +20% or -30% from the average output signal column column deviation of more than 10% from the average output signal
17 AT71200M 2133a?image?02/03 package drawing 1 anti-reflective window 400-700 nm 98% min transmission 2 photosensitive area 3 z top = optical distance between top surface and 2 4 zbot = optical distance between back side and 2 5 pin a1 index mark 6 mechanical references/die positionning (first pixel) x = 7.50 0.075 4.57 0.25 z top = 1.73 +0.25 -0.41 3 2 4 zbot = 2.79 +0.22 -0.30 4.52 +0.4 -0.65 3.26 0.33 first pixel 6 2.54 typ 2.54 typ 8 x 2.54 0.46 0.05 33.02 0.40 38.0 0.38 19.5 0.1 2.0 0.1 6 50.60 0.51 38.0 0.1 y = 42.80 0.075 45.72 0.5 6 5 4 3 2 1 19 18 17 16 15 14 5 p n m l k j h g f e d c b a 1.20 all dimensions in mm +0.05 -0.30
18 AT71200M 2133a?image?02/03 ordering information figure 9. ordering code key the following part numbers are available: ? AT71200Mcrere: version grade e ? AT71200Mcrhre: version grade h 1234567891011 at71200 technological variants temperature range: c: 0 c to +70 c package families: r: pin grid array (pga) image grade: e: standard h: high customer specification quality assurance level - : standard screening e = on chip color filter package variants: n: non-sealed window r: anti-reflective window
printed on recycled paper. ? atmel corporation 2003. atmel corporation makes no warranty for the use of its products, other than those expressly cont ained in the company?s standard warranty which is detailed in atmel?s terms and conditions located on t he company?s web site. the com pany assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specificati ons detailed herein at any time without n otice, and does not make any commitment to update the information contained herei n. no licenses to patents or other intellectual property of at mel are granted by the company in connection with the sale of atmel products, ex pressly or by implication. at mel?s products are not authorized for use as critical components in life support devices or systems. atmel headquarters atmel operations corporate headquarters 2325 orchard parkway san jose, ca 95131 tel 1(408) 441-0311 fax 1(408) 487-2600 europe atmel sarl route des arsenaux 41 case postale 80 ch-1705 fribourg switzerland tel (41) 26-426-5555 fax (41) 26-426-5500 asia room 1219 chinachem golden plaza 77 mody road tsimhatsui east kowloon hong kong tel (852) 2721-9778 fax (852) 2722-1369 japan 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel (81) 3-3523-3551 fax (81) 3-3523-7581 memory 2325 orchard parkway san jose, ca 95131 tel 1(408) 441-0311 fax 1(408) 436-4314 microcontrollers 2325 orchard parkway san jose, ca 95131 tel 1(408) 441-0311 fax 1(408) 436-4314 la chantrerie bp 70602 44306 nantes cedex 3, france tel (33) 2-40-18-18-18 fax (33) 2-40-18-19-60 asic/assp/smart cards zone industrielle 13106 rousset cedex, france tel (33) 4-42-53-60-00 fax (33) 4-42-53-60-01 1150 east cheyenne mtn. blvd. colorado springs, co 80906 tel 1(719) 576-3300 fax 1(719) 540-1759 scottish enterprise technology park maxwell building east kilbride g75 0qr, scotland tel (44) 1355-803-000 fax (44) 1355-242-743 rf/automotive theresienstrasse 2 postfach 3535 74025 heilbronn, germany tel (49) 71-31-67-0 fax (49) 71-31-67-2340 1150 east cheyenne mtn. blvd. colorado springs, co 80906 tel 1(719) 576-3300 fax 1(719) 540-1759 biometrics/imaging/hi-rel mpu/ high speed converters/rf datacom avenue de rochepleine bp 123 38521 saint-egreve cedex, france tel (33) 4-76-58-30-00 fax (33) 4-76-58-34-80 e-mail literature@atmel.com web site http://www.atmel.com 2133a?image?02/03 0m atmel ? is the registered trademark of atmel. other terms and product names may be the trademarks of others.

▲Up To Search▲

Price & Availability of AT71200M

	To Download AT71200M Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .